

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/029,709	12/20/2001	Benjamim Tang	35706.5800/66	3875
7590 02/22/2006			EXAM	INER
PRIMARION, INC.			NGUYEN, DUNG X	
PATENT DEPARTMENT 3650 E. WIER AVENUE			ART UNIT	PAPER NUMBER
PHOENIX, AZ 85040			2638	
			DATE MAILED: 02/22/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/029,709	TANG ET AL.
Office Action Summary	Examiner	Art Unit
	Dung X Nguyen	2631
The MAILING DATE of this communication	n appears on the cover sheet wi	th the correspondence address
Period for Reply A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 Clafter SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, - If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a report. A reply within the statutory minimum of thirt beriod will apply and will expire SIX (6) MON statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).
Status		
 1) ⊠ Responsive to communication(s) filed on 2a) ☐ This action is FINAL. 2b) ⊠ 3) ☐ Since this application is in condition for all closed in accordance with the practice units. 	This action is non-final. lowance except for formal matt	•
Disposition of Claims		
4) ⊠ Claim(s) 1 - 29 is/are pending in the application 4a) Of the above claim(s) 4 and 15 is/are solved 5) ⊠ Claim(s) 1 - 3, 5, 6, 11 14, 17 - 29 is/are 6) ⊠ Claim(s) 7 - 9 and 16 is/are rejected. 7) ⊠ Claim(s) 10 is/are objected to. 8) □ Claim(s) are subject to restriction and solved for the subject to restriction and subject to restrictio	withdrawn from consideration. re allowed.	
Application Papers		
9) The specification is objected to by the Exa 10) The drawing(s) filed on 20 December 200: Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the	1 is/are: a)⊠ accepted or b)□ o the drawing(s) be held in abeyan orrection is required if the drawing	ce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority docured Copies of the priority docured Some Some Some Some None of the priority docured Copies of the certified copies of the application from the International Boundary See the attached detailed Office action for the some Some Some Some Some Some Some Some S	ments have been received. ments have been received in A priority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892)	4) ☐ Interview S	Summary (PTO-413)
2) Notice of Draftsperson's Patent Drawing Review (PTO-94 3) Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date	8) Paper No(s	s)/Mail Date formal Patent Application (PTO-152)

Art Unit: 2638

Response to Arguments

1. Applicant's arguments filed on November 15, 2005 have been fully considered and are persuasive. However, upon further consideration, a new ground(s) of rejection(s) is made.

Specification

2. The disclosure is objected to because of the following informalities: "U.S Patent Application No. XX/XXX.XXX" as recited in paragraph 0001 of the specification must be fulfilled. Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 7 9 and 16 are rejected under 35 U.S.C. 102(e) as being unpatentable over Graef (US patent # 6,101,329).

Regarding claim 7, Graef (discloses (figure 1):

- A write counter (18, 19, 20) coupled to a write clock (24), the write counter having a state corresponding to the write clock (15) (column 2, lines 22 - 35);

Application/Control Number: 10/029,709

Art Unit: 2638

- A read counter (21, 22, 23) coupled to a read clock (25), the read counter having a state corresponding to the read clock (16) (column 2, line 36 to column 3, line 25);

Page 3

- Plurality of FIFO registers (12) configured to receive a write data and output a read data using a write clock (24) and read clock (25) (column 3, lines 23 25);
- A comparison module (13) configured to determine a fill level of the FIFO register, the fill level corresponding to a comparison of the write counter state (18, 19, 20) and the read counter (21, 22, 23) state (this limitations are inherently taught because Graef would like to determine the ability of the buffer to accept or transmit data, abstract and column 2, lines 4 59;

Wherein the system is configured to maintain the FIFO registers at a constant fill level (column 2, lines 55 - 59).

Regarding claim 8, as followed by the limitations analyzed in claimed 1, Graef further discloses (figure 1) wherein the comparison module (13) comprising a reset counter and a register (column 4, lines 11 - 26).

Regarding claim 9, as followed by the limitations analyzed in claimed 1, Graef further discloses (figure 1) wherein the write counter is used to reset the reset counter (column 4, lines 42-47).

Regarding claim 16, the limitations are analyzed in the same manner set forth as claim 7.

Allowable Subject Matter

- 5. Claim 10 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 6. Claims 1-3, 5, 6, 11-14, and 17-29 are allowed. The following is a statement of reasons for the indication of allowable subject matter:

Application/Control Number: 10/029,709

Art Unit: 2638

Regarding claim 1, the prior art of record fails to show or render obvious of a Granular FIFO (fill-in fill-out) fill level indicator system, comprising:

- A write counter coupled to a write clock, the write counter having a state corresponding to the write clock;
- A read counter coupled to a read clock, the read counter having a state corresponding to the read clock;
- A plurality of FIFO registers configured to receive a write data and output a read data using a write clock and read clock;
- A comparison module configured to determine a fill level of the FIFO register, the fill level corresponding to a comparison of the write counter state and the read counter state;

Wherein the comparison module maintains a phase difference between the write counter state and the read counter state and the fill level comprises a number of read counter cycles.

Regarding claim 5, the prior art of record fails to show or render obvious of a Granular FIFO (fill-in fill-out) fill level indicator system, comprising:

- A write counter coupled to a write clock, the write counter having a state corresponding to the write clock;
- A read counter coupled to a read clock, the read counter having a state corresponding to the read clock;
- A plurality of FIFO registers configured to receive a write data and output a read data using a write clock and read clock;
- A comparison module configured to determine a fill level of the FIFO register, the fill level corresponding to a comparison of the write counter state and the read counter state;

Wherein the FIFO registers comprise a plurality of digital words and these words correspond to a frequency offset.

Regarding claim 11, the prior art of record fails to show or render obvious of a Granular FIFO (fill-in fill-out) fill level indicator system, comprising:

Art Unit: 2638

- A write counter coupled to a write clock, the write counter having a state corresponding to the write clock;

- A read counter coupled to a read clock, the read counter having a state corresponding to the read clock;
- A plurality of FIFO registers configured to receive a write data and output a read data using a write clock and read clock;
- A comparison module configured to determine a fill level of the FIFO register, the fill level corresponding to a comparison of the write counter state and the read counter state;

Wherein the comparison module comprises a plurality of phase detectors and a binary decoder.

Regarding claim 13, the prior art of record fails to show or render obvious of a method of indicating a FIFO fill level, comprising:

- Receiving a state of a write counter in a comparison module, the write state corresponding to a write clock;
- Receiving a state of a read counter In a comparison module, the read state corresponding to a read clock;
- Receiving a write data in a plurality of FIFO registers and outputting a read data using the write clock and read clocks;
- Determining, in the comparison module, a phase difference between the write state and the read state, wherein the phase difference corresponds to the FIFO fill level of the FIFO register; and

Generating a phase shift in a data clock in response to the determining step.

Regarding claim 17, the prior art of record fails to show or render obvious of a method of indicating a FIFO fill level, comprising:

- Receiving a state of a write counter in a comparison module, the write state corresponding to a write clock;

Art Unit: 2638

- Receiving a state of a read counter In a comparison module, the read state corresponding to a read clock;

- Receiving a write data in a plurality of FIFO registers and outputting a read data using the write clock and read clocks;
- Determining, in the comparison module, a phase difference between the write state and the read state, wherein the phase difference corresponds to the FIFO fill level of the FIFO register; and

Wherein the determining step comprises:

- Asynchronously resetting a reset counter;
- Clocking the reset counter with the read clock;
- Clocking a register with the read counter state; and
- Sampling an output of the reset counter with the read counter state.

Regarding claim 18, the prior art of record fails to show or render obvious of a method of indicating a FIFO fill level, comprising:

- Receiving a state of a write counter in a comparison module, the write state corresponding to a write clock;
- Receiving a state of a read counter In a comparison module, the read state corresponding to a read clock;
- Receiving a write data in a plurality of FIFO registers and outputting a read data using the write clock and read clocks;
- Determining, in the comparison module, a phase difference between the write state and the read state, wherein the phase difference corresponds to the FIFO fill level of the FIFO register; and

Wherein the determining step comprises:

- Receiving in the comparison module multiple phases a the write counter; and
- Sampling each of the multiple phases with the read counter state.

Regarding to claim 20, the prior art of record fails to show or render obvious of a PLL/DLL dual loop data serializer, comprising:

Art Unit: 2638

A phase locked loop (PLL) including:

- A phase frequency detector (PFD) receiving a local clock;

- A voltage controlled oscillator (VCO);
- A loop filter coupled to the PFD and to the VCO, the loop filter configured to suppress VCO phase noise;
- A phase shifter coupled to the VCO and configured in a feedback loop with the PFD;
- A FIFO register receiving a parallel data input;
- A delayed locked loop (DLL) having a digital loop filter coupled to the phase shifter of the PLL
- A FIFO fill level indicator in the DLL and receiving an input signal from the FIFO register, the indicator including:
 - A write counter coupled to a write clock, the write counter having a state corresponding to the write clock;
 - A read counter coupled to a read clock, the read counter having a state corresponding to the read clock; and
 - A comparison module configured to determine a fill level of the FIFO register, the fill level corresponding to a comparison of the write counter state and the read counter state; and
 - A PISO serializer receiving an input from the FIFO and outputting a serialized data.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Lee et al. (US patent application publication # 2003/0217220 A1) discloses a method and its corresponding apparatus for transferring variable isochronous data.

Behzad (US patent # 6,696,892 B1) discloses a large dynamic range programmable gain attenuator.

Application/Control Number: 10/029,709

Art Unit: 2638

Quirke et al. (US patent # 6,654,370 B1) discloses a backplane synchronization in a

Page 8

distributed system with clock drift and transport delay.

Smith (US patent # 4,180,799) discloses a method and its corresponding apparatus for

recognizing characters.

Contact Information

8. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Dung X. Nguyen whose telephone number is (571) 272-3010.

The examiner can normally be reached on Monday through Friday from 8:00 AM to 17:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mr. Vanderpuye Kenneth N. can be reached on (571) 272-3078. The fax phone

numbers for this group is (571) 273-3021.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (571) 272-2600.

DXN

February 02,, 2006

SUPERVISORY PATENT EXAMINER